RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance - View it on GitHub