An MSHR-inclusive cache design for FPGAs. - View it on GitHub