Canonical digital design state and native SystemVerilog and power-intent frontend - View it on GitHub